


[illegible][illegible]


Table of Content

Page 1	Revision History
Page 2	Table of Content
Page 3	System Block Diagram
Page 4	Power Delivery Diagram
Page 5	Power Sequence Diagram
Page 6	K3-MMC1&JTAG&MISC
Page 7	K3-DDR CH0
Page 8	K3-DDR CH1
Page 9	K3-UFS&PCIE&USB
Page 10	K3-DP&MIPI
Page 11	K3-GPIO1&2
Page 12	K3-GPIO3
Page 13	K3-GPIO4&5
Page 14	K3-Power(1 OF 2)
Page 15	K3-Power(2 OF 2)
Page 16	K3-VSS(1 OF 2)
Page 17	K3-VSS(2 OF 2)
Page 18	K3-Power Decap(1 OF 3)
Page 19	K3-Power Decap(2 OF 3)
Page 20	K3-Power Decap(3 OF 3)
Page 21	LPDDR5(1 OF 2)
Page 22	LPDDR5(2 OF 2)
Page 23	UFS
Page 24	EMMC
Page 25	Strap&MISC
Page 26	Power-DCDC
Page 27	Power-PMIC
Page 28	Power-AU4562
Page 29	Power-AU4851


System Block Diagram




Power Delivery Diagram



Power Sequence Diagram



K3-MMC1&JTAG&MISC




K3-DDR CH0

Design note:
DDR0&DDR0 LP5/LP4 Pin 复用如下

DDR0_CKE0_A	LP5_DDR0_CS0_A	LP4_DDR0_CKE0_A
DDR0_CKE0_B	LP5_DDR0_CS0_B	LP4_DDR0_CKE0_B
DDR0_CKE1_A	LP5_DDR0_CS1_A	LP4_DDR0_CKE1_A
DDR0_CKE1_B	LP5_DDR0_CS1_B	LP4_DDR0_CKE1_B

DDR0_CS0_A_CA06	LP5_DDR0_CA_A_06	LP4_DDR0_CS0_A
DDR0_CS0_B_CA06	LP5_DDR0_CA_B_06	LP4_DDR0_CS0_B
DDR0_CS1_A	NA	LP4_DDR0_CS1_A
DDR0_CS1_B	NA	LP4_DDR0_CS1_B



CAD note:
DDR0_RDQSC_A_0, DDR0_RDQST_A_0为差分对
DDR0_RDQSC_A_1, DDR0_RDQST_A_1为差分对
DDR0_RDQSC_B_0, DDR0_RDQST_B_0为差分对
DDR0_RDQSC_B_1, DDR0_RDQST_B_1为差分对


CAD note:
DDR0_WCK_C_A_0, DDR0_WCK_T_A_0为差分对
DDR0_WCK_C_A_1, DDR0_WCK_T_A_1为差分对
DDR0_WCK_C_B_0, DDR0_WCK_T_B_0为差分对
DDR0_WCK_C_B_1, DDR0_WCK_T_B_1为差分对

K3-DDR CH1

Design note:
DDR0&DDR1 LP5/LP4 Pin 复用如下

DDR1_CKE0_A	LP5_DDR1_CS0_A	LP4_DDR1_CKE0_A
DDR1_CKE0_B	LP5_DDR1_CS0_B	LP4_DDR1_CKE0_B
DDR1_CKE1_A	LP5_DDR1_CS1_A	LP4_DDR1_CKE1_A
DDR1_CKE1_B	LP5_DDR1_CS1_B	LP4_DDR1_CKE1_B

DDR1_CS0_A CA06	LP5_DDR1_CA_A_06	LP4_DDR1_CS0_A
DDR1_CS0_B CA06	LP5_DDR1_CA_B_06	LP4_DDR1_CS0_B
DDR1_CS1_A	NA	LP4_DDR1_CS1_A
DDR1_CS1_B	NA	LP4_DDR1_CS1_B




CAD note:
DDR1_RDQSC_A_0, DDR1_RDQST_A_0为差分对
DDR1_RDQSC_A_1, DDR1_RDQST_A_1为差分对
DDR1_RDQSC_B_0, DDR1_RDQST_B_0为差分对
DDR1_RDQSC_B_1, DDR1_RDQST_B_1为差分对

CAD note:
DDR1_WCK_C_A_0, DDR1_WCK_T_A_0为差分对
DDR1_WCK_C_A_1, DDR1_WCK_T_A_1为差分对
DDR1_WCK_C_B_0, DDR1_WCK_T_B_0为差分对
DDR1_WCK_C_B_1, DDR1_WCK_T_B_1为差分对


K3-UFS&PCIE&USB

note:
PCIE TX和USB3 TX需要串220nF隔直电容;
所有隔直电容靠近Connect放置





K3-DP&MPI


note:
DP TX需要串100nF隔直电容;
所有隔直电容靠近Connect放置




K3-GPIO1&2




K3-GPIO3



K3-GPIO4&5



K3



K3

SPACEMIT

进迭时空



Document Number <Doc>

Size	Title <Title>	Rev A
A3		


Date: Tuesday, July 21, 2026

Sheet 14 of 29




K3-Power(2 OF 2)





K3-VSS(1 OF 2)



K3-VSS(2 OF 2)




K3-Power Decap(1 OF 3)



K3-Power Decap(2 OF 3)














Design note:
VCC_A100电源电容
1. 0402 10uF x37
2. 0201 4.7uF x17
3. 0201 2.2uF x17

CAD note:
本页电容需放置在BGA底下





K3-Power Decap(3 OF 3)

CAD note:
本页电容需放置在BGA底下




LPDDR5(2 OF 2)





Strap&MISC



Strap Design note:

Strap1	Strap0	BOOT SEL
0	0	TF Card -> EMMC
0	1	TF Card -> SPI NOR
1	0	TF Card -> SPI NAND
1	1	TF Card -> UFS




Strap2	Download SEL
0	USB
1	UART

Strap3	BOOT/Download
0	启动
1	下载


Strap4	QSPI VOL
0	3V3
1	1V8

Strap5	DDR SEL
0	LPDDR5
1	LPDDR4x



Reset K3








Power-DCDC




Power-PMIC



Power-AU4562



```
VEN > 0.75 == enable
```



Power-AU4851

